



**DATASHEET
ADDENDUM**

**82371SB PCI ISA IDE Xcelerator
(PIIX3)
Timing Specification**

272963-002

November, 1997



Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The 82371SB PCI ISA IDE Xcelerator (PIIX3) may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation, 1997

*Third-party brands and names are the property of their respective owners.



82371SB (PIIX3) PCI ISA IDE Xcelerator Features

- **Bridge Between the PCI Bus and ISA Bus**
- **PCI and ISA Master/Slave Interface**
 - PCI from 25–33 MHz
 - ISA from 7.5–8.33 MHz
 - 5 ISA Slots
- **Fast IDE Interface**
 - Supports PIO and Bus Master IDE
 - Supports up to Mode 4 Timings
 - Transfer Rates to 22 MByte/Sec
 - 8 x 32-Bit Buffer for Bus Master IDE PCI Burst Transfers
 - Separate Master/Slave IDE Mode Support
- **Plug-n-Play Port for Motherboard Devices**
 - 1 Steerable Interrupt Line
 - 1 Programmable Chip Select
- **Steerable PCI Interrupts for PCI Device Plug-n-Play**
- **PCI Specification Revision 2.1 Compliant**
- **Functionality of One 82C54 Timer**
 - System Timer; Refresh Request; Speaker Tone Output
- **Two 82C59 Interrupt Controller Functions**
 - 14 Interrupts Supported
 - Independently Programmable for Edge/Level Sensitivity
- **Enhanced DMA Functions**
 - Two 8237 DMA Controllers
 - Fast Type F DMA
 - Compatible DMA Transfers
 - 7 Independently Programmable Channels
- **X-Bus Peripheral Support**
 - Chip Select Decode
 - Controls Lower X-Bus Data Byte Transceiver
- **I/O Advanced Programmable Interrupt Controller (IOAPIC) Support**
- **Universal Serial Bus (USB) Host Controller**
 - Compatible with Universal Host Controller Interface (UHCI)
 - Contains Root Hub with 2 USB Ports
- **System Power Management (Intel SMM Support)**
 - Programmable System Management Interrupt (SMI)— Hardware Events, Software Events, EXTSMI#
 - Programmable CPU Clock Control (STPCLK#)
 - Fast On/Off Mode
- **Non-Maskable Interrupts (NMI)**
 - PCI System Error Reporting
- **NAND Tree for Board-Level ATE Testing**
- **208-Pin QFP**

REFERENCE INFORMATION: The information in this document is provided as a supplement to the standard package datasheet published for the Intel 430HX PCIset. Please refer to the standard package datasheet (order number 290551) for product information and specifications not found in this document.

NOTICE: This document contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

82371SB PCI ISA IDE Xcelerator (PIIX3)

1.0 Introduction	1
1.1 References	1
2.0 Electrical Characteristics	1
2.1 Absolute Maximum Ratings	1
2.2 Thermal Characteristics	2
2.3 D.C. Characteristics	3
2.4 A.C. Characteristics	5
2.5 Clock, Reset, ISA Bus, X-Bus, and Host Timing Diagrams	22
2.6 PCI Timing Diagrams	39
2.7 IDE Timing Diagrams	41
2.8 USB Timing Diagrams	42
2.9 IOAPIC Timing Diagrams	43
3.0 Timing Relationship Diagrams	44
3.1 PCI to IDE AT Compatible Transaction Timing	44

FIGURES

Figure 1. Test Load	22
Figure 2. Clock Timing	22
Figure 3. Reset Inactive After PWROK	23
Figure 4. Reset Active Pulse Width	23
Figure 5. SM#, EXTSMI#, and STPCLK# Timing	23
Figure 6. Input to PCICLK Setup/Hold Times	24
Figure 7. HCLKIN to Output Valid Delay	24
Figure 8. 8-Bit ISA Memory Slave Timing (PIIX3 as Master)	25
Figure 9. 16-Bit ISA Memory Slave Timing (PIIX3 as Master)	26
Figure 10. 8-Bit ISA I/O Slave Timing (PIIX3 as Master)	27
Figure 11. 16-Bit I/O Slave Timing (PIIX3 as Master)	28
Figure 12. ISA Master Accessing PCI Memory Timing	29
Figure 13. ISA Master Accessing PIIX3 Register Timing	29
Figure 14. NMI Timing	30
Figure 15. Interrupt Timing	30
Figure 16. ISA Master Miscellaneous Timing	30
Figure 17. ISA Master Data Swap Timing	31
Figure 18. DMA Compatible Timing (Memory Read)	32
Figure 19. DMA Compatible Timing (Memory Write)	33
Figure 20. DMA Compatible Timing (Data Swap)	33
Figure 21. DMA Type F Timing	34
Figure 22. PIIX3-Initiated Refresh Timing	35
Figure 23. ISA Master-Initiated Refresh Timing	36

Figure 24.	PIIX3 and ISA Master Access to X-Bus Timing	37
Figure 25.	DMA Access to X-Bus Timing	37
Figure 26.	Coprocessor Error and Mouse Support Timing	38
Figure 27.	Real Time Clock Timing (RTCALE Generation)	38
Figure 28.	Speaker Timing	38
Figure 29.	Propagation Delay	39
Figure 30.	Valid Delay From Rising Clock Edge	39
Figure 31.	Setup and Hold Times	39
Figure 32.	Float Delay	40
Figure 33.	Pulse Width	40
Figure 34.	Output Enable Delay	40
Figure 35.	IDE PIO Mode	41
Figure 36.	IDE Multiword DMA Mode	42
Figure 37.	Data Signal Rise and Fall Time	42
Figure 38.	Data Jitter	43
Figure 39.	EOP Width Timing	43
Figure 40.	PIIX3 to IOAPIC Timing	43
Figure 41.	PCI Master Access to IDE Device	44

TABLES

Table 1.	82371SB (PIIX3) Package Thermal Resistance	2
Table 2.	82371SB (PIIX3) D.C. Characteristics	3
Table 3.	Clock/Reset Timings	5
Table 4.	System Power Management Timings	6
Table 5.	ISA Bus and X-Bus Timings	7
Table 6.	Notes to Table 5, "ISA and X-Bus Timings"	17
Table 7.	PCI Interface Timing	18
Table 8.	PCI Bus IDE Timing	19
Table 9.	Universal Serial Bus Timing	20
Table 10.	IOAPIC Bus Timing	21
Table 11.	A.C. Test Signals	22
Table 12.	Command Strobe Width for IDE Transaction Type	45

1.0 Introduction

This document contains the Electrical and the Thermal Specification (ETS) for the 82371SB (PIIX3), which is a part of the 82440FX, 82430HX, and 82430VX PCIs. The specifications refer to the 82371SB (PIIX3). The PIIX3 is a multi-function PCI device implementing a PCI-to-ISA bridge function and a PCI IDE function, in addition to integrating a Universal Serial Bus Host/Hub function.

The contents of this document are preliminary based on the first level estimates from simulation. This information will be modified as more data is available.

1.1 References

This documents assumes that the reader is familiar with the following documents:

Document Name	Order Number
<i>Intel 430HX PCIs (TXC) Datasheet</i>	290551
<i>Intel430HX Design Guide</i>	297467
<i>82371FB (PIIX) and 82371SB (PIIX3) Datasheet</i>	290550
<i>Universal Serial Bus Specification</i>	None (available at http://www.teleport.com/~usb)

2.0 Electrical Characteristics

2.1 Absolute Maximum Ratings

Case Temperature under Bias	0°C to +85°C
Storage Temperature	-55°C to +150°C
Voltage on Any Pin with Respect to Ground ¹	-0.3 V to V _{CC} + 0.3 V
Supply Voltage with Respect to V _{SS}	-0.3 V to +6.5 V
3.3 V Supply Voltage with Respect to V _{SS} (V _{CC3})	-0.3 V to +4.3 V
Maximum Power Dissipation	1.0 W

¹ To ensure long term reliability of the device, worst case AC operating conditions on the PCI signals would include support for an overvoltage of +11.0 V and undervoltage of -5.5 V.

WARNING: *Stressing the device beyond the “Absolute Maximum Ratings” may cause permanent damage. These are stress ratings only. Operating beyond the “Operating Conditions” is not recommended and extended exposure beyond “Operating Conditions” may affect reliability.*

2.2 Thermal Characteristics

The 82371SB (PIIX3) is designed for operation at case temperatures between 0°C and 85°C. The thermal resistances of the package are given in Table 1.

Table 1. 82371SB (PIIX3) Package Thermal Resistance

Parameter	Air Flow	
	Meters/Second (Linear Feet per Minute)	
	0 (0)	1.0 (196.9)
θ_{ja} (°C/Watt)	34.5	26.1
θ_{jc} (°C/Watt)	12.0	

2.3 DC Characteristics

Table 2. 82371SB (PIIX3) DC Characteristics (Sheet 1 of 2)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)					
Symbol	Parameter	Min	Max	Unit	Notes
V_{IL1}	Input Low Voltage	-0.3	0.8	V	
V_{IH1}	Input High Voltage	2.0	$V_{CC}/V_{CC3} + 0.3$	V	
V_{T1-}	Schmitt Trigger Threshold Voltage, Falling Edge	0.7	1.35	V	1, $V_{CC}=5.0\text{ V}$
V_{T1+}	Schmitt Trigger Threshold Voltage, Rising Edge	1.4	2.2	V	1, $V_{CC}=5.0\text{ V}$
V_{H1}	Hysteresis Voltage	0.3	1.2	V	1, $V_{CC}=5.0\text{ V}$
V_{OL1}	Output Low Voltage		0.4	V	2,3,4,5
V_{OH1}	Output High Voltage	$V_{CC}/V_{CC3} - 0.5$		V	2,3,4,5
V_{OL2}	Output Low Voltage		0.3	V	7
V_{OH2}	Output High Voltage	2.8	3.6	V	7
V_{DI}	Differential Input Sensitivity	0.2		V	7, (USBP _{x+} , USBP _{x-})
V_{CM}	Differential Common Mode Range	0.8	2.5	V	7, Includes V_{DI}
V_{SE}	Single Ended Rcvr Threshold	0.8	2.0	V	7
I_{OL1}	Output Low Current		4	mA	2
I_{OH1}	Output High Current	-1		mA	2
I_{OL2}	Output Low Current		12	mA	3
I_{OH2}	Output High Current	-3		mA	3

NOTES:

- V_{T1-} , V_{T1+} , and V_{H1} apply to the following signals: IRQX, IOCHK#, ZEROWS#, PWROK.
- I_{OL1} , I_{OH1} apply to the following signals (V_{OL1} pertains to the I_{OL1} condition and V_{OH1} pertains to the I_{OH1} condition): DD[15,13:0], APICCS#/DD14, PHOLD#, DDAK[1:0]#, IGNNE#, INTR, SMI#, STPCLK#, CPURST#, INIT, NMI, TC, DREQ[7:5,3:0], DACK[7:5,3:0]#, REFRESH#, SDIR, SOE#, BIOSCS#, RTCCS#, KBCS#, XOE#, XDIR, MIRQ[0], RTCALE, PIRQ[D:A].
- I_{OL2} , I_{OH2} apply to the following signals (V_{OL1} pertains to the I_{OL2} condition and V_{OH1} pertains to the I_{OH2} condition): SYSLK, SD[15:0], IOCHRDY, SMEMR#, AEN, SMEMW#, IOR#, IOW#, RSTDRV, SA[7:0], BALE, MEMCS16#, LA[23:17], MEMR#, MEMW#, SPKR, DIOW#, DIOR.
- I_{OL3} , I_{OH3} apply to the following signals (V_{OL1} pertains to the I_{OL3} condition and V_{OH1} pertains to the I_{OH3} condition): AD[31:0], C/BE[3:0]#, PCIRST#/APICACK#.
- I_{OL4} , I_{OH4} apply to the following signals (V_{OL1} pertains to the I_{OL4} condition and V_{OH1} pertains to the I_{OH4} condition): FRAME#, TRDY#, IRDY#, STOP#, DEVSEL#, PAR.
- These signals have weak internal pull-up resistors.
- These parameters apply to USBP [1:0]+, USBP [1:0]-. I_{OL5} , I_{OH5} apply to the following signals (V_{OL2} , pertains to the I_{OL5} condition and V_{OH2} pertains to the I_{OH5} condition): USBP[1:0]+, USBP[1:0]-. The V_{OL2} assumes R_L of 1.5 K Ω to 3.6 V and V_{OH2} assumes R_L of 15 K Ω to GND.

Table 2. 82371SB (PIIX3) DC Characteristics (Sheet 2 of 2)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)					
Symbol	Parameter	Min	Max	Unit	Notes
I_{OL3}	Output Low Current		3	mA	4
I_{OH3}	Output High Current	-2		mA	4
I_{OL4}	Output Low Current		6	mA	5
I_{OH4}	Output High Current	-2		mA	5
I_{OL5}	Output Low Current		2	mA	7
I_{OH5}	Output High Current	-0.25		mA	7
I_{LI1}	Input Leakage Current		± 1	μA	All, except I_{LI2} , I_{LI3} and I_{LI4}
I_{LI2}	Input Leakage Current		± 300	μA	TC (note 6)
I_{LI3}	Input Leakage Current		± 250	μA	EXTSMI#, TESTIN# (note 6)
I_{LI4}	Hi-Z State Data Line Leakage	-10	+10	μA	7, $0\text{ V} < V_{IN} < 3.3\text{ V}$
I_{CC}	V_{CC} Supply Current		155	mA	
C_{IN}	Input Capacitance		12	pF	$F_C = 1\text{ MHz}$
C_{OUT}	Output Capacitance		12	pF	$F_C = 1\text{ MHz}$
$C_{I/O}$	I/O Capacitance		12	pF	$F_C = 1\text{ MHz}$

NOTES:

- V_{T1-} , V_{T1+} and V_{H1} apply to the following signals: IRQx, IOCHK#, ZEROWS#, PWROK.
- I_{OL1} , I_{OH1} apply to the following signals (V_{OL1} pertains to the I_{OL1} condition and V_{OH1} pertains to the I_{OH1} condition): DD[15,13:0], APICCS#/DD14, PHOLD#, DDAK[1:0]#, IGNNE#, INTR, SMI#, STPCLK#, CPURST#, INIT, NMI, TC, DREQ[7:5,3:0], DACK[7:5,3:0]#, REFRESH#, SDIR, SOE#, BIOSCS#, RTCCS#, KBCS#, XOE#, XDIR, MIRQ[0], RTCALE, PIRQ[D:A].
- I_{OL2} , I_{OH2} apply to the following signals (V_{OL1} pertains to the I_{OL2} condition and V_{OH1} pertains to the I_{OH2} condition): SYSCLK, SD[15:0], IOCHRDY, SMEMR#, AEN, SMEMW#, IOR#, IOW#, RSTDRV, SA[7:0], BALE, MEMCS16#, LA[23:17], MEMR#, MEMW#, SPKR, DIOW#, DIOR.
- I_{OL3} , I_{OH3} apply to the following signals (V_{OL1} pertains to the I_{OL3} condition and V_{OH1} pertains to the I_{OH3} condition): AD[31:0], C/BE[3:0]#, PCIRST#/APICACK#.
- I_{OL4} , I_{OH4} apply to the following signals (V_{OL1} pertains to the I_{OL4} condition and V_{OH1} pertains to the I_{OH4} condition): FRAME#, TRDY#, IRDY#, STOP#, DEVSEL#, PAR.
- These signals have weak internal pull-up resistors.
- These parameters apply to USBP [1:0]+, USBP [1:0]-. I_{OL5} , I_{OH5} apply to the following signals (V_{OL2} pertains to the I_{OL5} condition and V_{OH2} pertains to the I_{OH5} condition): USBP[1:0]+, USBP[1:0]-. The V_{OL2} assumes R_L of 1.5 K Ω to 3.6 V and V_{OH2} assumes R_L of 15 K Ω to GND.

2.4 AC Characteristics

Table 3. Clock/Reset Timings (Sheet 1 of 2)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
PCI Clock Timings						
	PCICLK					
t1a	Period	30	40	ns		2
t1b	High Time	12.0		ns		2
t1c	Low Time	12.0		ns		2
t1c	Rise Time		3.0	ns		2
t1d	Fall Time		3.0	ns		2
ISA Clock Timings						
	SYSCLK					
t1f	Period	120	125	ns		2
t1g	High Time	49		ns		2
t1h	Low time	49		ns		2
t1i	Rise Time		4	ns		2
t1j	Fall time		4	ns		2
Oscillator Clock Timings						
	OSC					
t1l	OSC Period	67	70	ns		2
t1m	High Time	20				2
t1n	Low time	20		ns		2
USB Clock Timings						
f _{clk48}	Operating Frequency	48		MHz		
t1p	Frequency Tolerant		±2500	ppm	1	
t1q	High Time	7		ns		2
t1r	Low Time	7		ns		2
t1s	Rise Time		1.2	ns		2
t1t	Fall Time		1.2	ns		2
f _{clk24}	Operating Frequency	24		MHz		
t1p	Frequency Tolerant		±2500	ppm	1	
t1q	High Time	17.5		ns		2

NOTE:

- The USBCLK is 24 MHz or 48 MHz that expects a 45/55% duty cycle for 24 MHz and 40/60% duty cycle for 48 MHz.

Table 3. Clock/Reset Timings (Sheet 2 of 2)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
t1r	Low Time	17.5		ns		2
t1s	Rise Time		1.2	ns		2
t1t	Fall Time		1.2	ns		2
Reset Timings						
t2a	-PCIRST#, RSTDRV Driven Inactive After PWROK is Driven Active High	1		ms		3
	-CPURST Driven Inactive After PWROK is Driven Active High	2		ms		
t2b	CPURST, PCIRST#, RSTDRV Active Pulse Width. Initiated via the RC Register	1		ms		4
t2c	CPURST Valid Delay from PCICLK Rising	3	17	ns		30

NOTE:

- The USBCLK is 24 MHz or 48 MHz that expects a 45/55% duty cycle for 24 MHz and 40/60% duty cycle for 48 MHz.

Table 4. System Power Management Timings

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
SMI#						
t3a	Valid Delay from PCICLK	2	11	ns		7
t3b	Active Pulse Width	3		PCLKIN		5
t3c	Inactive Pulse Width	4		PCLKIN		5
EXTSMI#						
t3d	Active Pulse Width	2		PCLKIN		5
t3e	Inactive Pulse Width	4		PCLKIN		5
t3f	Valid Setup to PCICLK	10		ns		6
t3g	Valid Hold from PCICLK	2		ns		6
STPCLK#						
t3h	Valid Delay from PCICLK	2	11	ns		7
t3i	STPCLK# Inactive Pulse Width	5		PCLKIN		5

Table 5. ISA Bus and X-Bus Timings (Sheet 1 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
PIIX3 AS MASTER TIMINGS								
BALE								
t4a	BALE Pulse Width	50		ns	M,I/O	8,16		8,9,10,11
t4b	BALE Driven Active from MEMx#, IOx# Inactive	44		ns	M,I/O	8,16		8,9,10,11
LA[23:17]								
t5a	LA[23:17] Valid Setup to BALE Inactive	150		ns	M	8,16	7	8,9
t5b	LA[23:17] Valid Hold from BALE Inactive	26		ns	M	8,16		8,9
t5c	LA[23:17] Valid Setup to MEMx# Active	150		ns	M	16		9
t5d	LA[23:17] Valid Setup to MEMx# Active	173		ns	M	8		8
t5e	LA[23:17] Invalid from MEMx# Active	39		ns	M	16		9
t5f	LA[23:17] Invalid from MEMx# Active	39		ns	M	8		8
SA[19:0], SBHE#								
t6a	SA[19:0], SBHE# Valid Setup to MEMx# Active	34		ns	M	16	13,15	9
t6b	SA[19:0], SBHE# Valid Setup to IOx# Active	100		ns	I/O	16		11
t6c	SA[19:0], SBHE# Setup to MEMx#, IOx# Active	100		ns	M,I/O	8		8,10
t6d	SA[19:0], SBHE# Valid Setup to BALE Inactive	37		ns	M,I/O	8,16	13,15	8,9,10,11
t6e	SA[19:0], SBHE# Valid Hold from MEMx#, IOx# Inactive	41		ns	M,I/O	8,16		8,9,10,11
MEMx#, MEMW#, IOR# AND IOW#								
t7a	MEMx# Active Pulse Width (std)	225		ns	M	16		9
t7b	IOx# Active Pulse Width (std)	160		ns	I/O	16		11
t7c	MEMx# Active Pulse Width (nws)	105		ns	M	16	1	9
t7d	MEMx# or IOx# Active Pulse Width (std)	520		ns	M,I/O	8		8,10
t7e	MEMx# or IOx# Active Pulse Width (nws)	160		ns	M,I/O	8	1	8,10
t7f	MEMx# Inactive Pulse Width	103		ns	M	16		9
t7g	MEMx# Inactive Pulse Width	163		ns	M	8		8

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 2 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
t7h	IOx# Inactive Pulse Width	163		ns	I/O	8,16		10,11
t7i	MEMx#, IOx# Driven Inactive from IOCHRDY Active	120		ns	M,I/O	8,16		8,9,10,11
	SMEMR# and SMEMW#							
t8a	SMEMR# & SMEMW# Propagation Delay from MEMR# and MEMW#		16	ns	M	8,16		8,9
	Read Data							
t9a	Read Data Driven from MEMR#, IOR# Active	0		ns	M,I/O	8,16		8,9,10,11
t9b	Read Data Valid Setup to MEMR#, IOR#	24		ns	M,I/O	8,16		8,9,10,11
t9c	Read Data Valid Hold from MEMR#, IOR# Inactive	0		ns	M,I/O	8,16		8,9,10,11
t9d	Read Data Three-stated from MEMR# and IOR# Inactive		41	ns	M,I/O	8,16		8,9,10,11
	Write Data							
t10a	Write Data Valid Setup to MEMW# Active	-40		ns	M,I/O	8,16		8,9,10,11
	Write Data Valid Setup to IOW# Active	-40		ns	M,I/O	8		
	Write Data Valid Setup to IOW# Active	+23		ns	M,I/O	16		
t10b	Write Data Valid Hold from MEMW#, IOW# Inactive	45		ns	M,I/O	8,16		8,9,10,11
t10c	Write Data Three-States from MEMW#, IOW# Inactive		105	ns	M,I/O	8,16		8,9,10,11
t10d	Write Data Driven Valid after Read MEMR#, IOR# Inactive	41		ns	M,I/O	8,16		8,9,10,11
	MEMCS16#							
t11a	MEMCS16# Driven Active from LA[23:17] Valid		94	ns	M	16		9
t11b	MEMCS16# Inactive from LA[23:17] Valid		91	ns	M	8		8,9
t11c	MEMCS16# Valid Hold from LA[23:17] Invalid	0		ns	M	16		9
t11d	MEMCS16# Driven Active from SA[19:2] Valid		35	ns	M	16		9

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 3 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
IOCS16#								
t12a	IOCS16# Driven Active from Valid SA[19:0]		123	ns	I/O	16		11
t12b	IOCS16# Inactive from Valid SA[19:0]		91	ns	I/O	8		10,11
t12c	IOCS16# Valid Hold from SA[19:0] Invalid	0		ns	I/O	16		11
t12d	IOCS16# Driven Active from IOx Active		80	ns	I/O	16		11
ZEROWS#								
t13a	ZEROWS# Driven Active from MEMx# Active		16	ns	M	16		9
t13b	ZEROWS# Driven Active from MEMx#, IOx# Active		80	ns	M,I/O	8		8,10
t13c	ZEROWS# Driven Active from LA[23:17] Valid		180	ns	M	16		9
t13d	ZEROWS# Driven Active from LA[23:17] Valid		300	ns	M	8		8
t13e	ZEROWS# Driven Active from SA[19:0], SBHE# Valid		80	ns	M	16		9
t13f	ZEROWS# Driven Active from SA[19:0], SBHE# Valid		200	ns	M,I/O	8		8,10
AEN								
t14a	AEN Valid Setup to IOx# Driven Active	111		ns	I/O	8,16		10,11
t14b	AEN Valid Setup to BALE Driven Inactive	111		ns	I/O	8,16		10,11
t14c	AEN Valid Hold from IOx# Driven Inactive	41		ns	I/O	8,16		10,11
IOCHRDY								
t15a	IOCHRDY Driven Valid from MEMx#, IOx# Active		78	ns	M,I/O	16		9,11
t15b	IOCHRDY Driven Valid from MEMx#, IOx# Active		366	ns	M,I/O	8		8,10
t15e	IOCHRDY Inactive Pulse Width	120	15.6	μs	M,I/O	8,16		8,9,10,11
PIIX3 AS SLAVE TIMINGS								
LA[23:17]								
t16a	LA[23:17] Valid Setup to MEMx# Active	23		ns	M	16		12

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 4 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
SA[19:0],SBHE#								
t17a	SA[19:0],SBHE# Setup to MEMx# Active	23		ns	M	16		12
t17b	SA[19:0],SBHE# Setup to IOx# Active	89		ns	I/O	8		13
t17c	SA[19:0],SBHE# Valid Hold from MEMx#, IOx# Inactive	30		ns	M,I/O	8,16		12,13
MEMR#, MEMW#, IOR#, IOW#								
t18a	MEMx# Active Pulse Width	214		ns	M	16		12
t18b	IOx# Active Pulse Width	509		ns	I/O	8		13
t18c	MEMx# Inactive Pulse Width	92		ns	M	16		12
t18d	IOx# Inactive Pulse Width	152		ns	I/O	8		13
Read Data								
t19a	Read Data Valid from IOCHRDY Active		69	ns	M,I/O	8,16		12,13
t19b	Read Data Valid from IOR# Active		69	ns	I/O	8	11	13
t19c	Read Data Valid Hold from MEMR#, IOR# Inactive	0		ns	M,I/O	8,16		12,13
t19d	Read Data Three-State from MEMR#, IOR# Inactive		55	ns	M,I/O	8,16		12,13
Write Data								
t20a	Write Data Valid Setup to MEMW#, IOW# Active	-54		ns	M,I/O	8,16		12,13
t20b	Write Data Valid Hold from MEMW#, IOW# Inactive	14		ns	M,I/O	8,16		12,13
MEMCS16#								
t21a	MEMCS16# Driven Active from Valid LA[23:17]		65	ns	M	16		12
t21b	MEMCS16# Float from Valid LA[23:17]		31	ns	M	16		12
t21c	MEMCS16# Valid Hold from LA[23:17] Invalid	0		ns	M	16		12
IOCHRDY								
t22a	IOCHRDY Inactive from MEMx#, IOx# Active		50	ns	M,I/O	8,16		12,13
t22b	IOCHRDY Float from IOCHRDY Rising		85	ns	M,I/O	8,16	4	12,13
t22c	IOCHRDY Inactive Pulse Width	120	2.5	μs	M,I/O	8,16		12,13

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 5 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
Interrupt and NMI Timings								
NMI Timing								
t23a	SERR#, IOCHK# Active to NMI Driven Active		200	ns				14
Interrupt Timing								
t24a	IRQx, MIRQ0 Inactive Pulse Width	100		ns				15
ISA Bus Master Timings								
DACK#								
t26a	DACK#, Inactive from DREQ Inactive	240		ns				16
Three-Stating and Driving the Bus								
t27a	PIIX3 Three-States Address, Data, and Control Signals from DACK#, Active	0	30	ns				16
t27b	PIIX3 Drives Address, Data, and Control Signals from DACK#, Inactive	71		ns				16
SMEMR# and SMEMW#								
t28a	SMEMR# & SMEMW# Active (falling edge) from MEMR# and MEMW# Active (falling edge)		25	ns				16
t28b	SMEMR# & SMEMW# Inactive (rising edge) from MEMR# and MEMW# Inactive (rising edge)		35	ns				16
Data Swap Logic Timing (ISA Master to ISA Slave)								
t29a	SD[7:0] to SD[15:8] Propagation Delay		26	ns				17
t29b	SD[15:8] to SD[7:0] Propagation Delay		26	ns				17
t29c	PIIX3 Drives Data Bus from IOR#, IOW#, MEMR# or MEMW# Active		26	ns			2	17
t29d	PIIX3 Three-States Bus from IOR#, MEMR#, or SMEMR# Inactive	2	55	ns			2,3	17
t29e	PIIX3 Three-States Bus from IOW#, MEMW#, or SMEMW# Inactive	2	60	ns			2,3	17

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 6 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
DMA Compatible Timings								
DREQ								
t30a	DREQ Active Hold from IOR# Active		558	ns			5	19
t30b	DREQ Active Hold from IOW# Active		315	ns			5	18
DACK#								
t31a	DACK# Active to IOR# Active	73		ns				19
t31b	DACK# Active to IOW# Active	312		ns				18
t31c	DACK# Active Hold from IOR# Inactive	100		ns				19
t31d	DACK# Active Hold from IOW# Inactive	155		ns				18
AEN and BALE								
t32a	AEN Active to IOx# Active	111		ns				18,19
t32b	AEN and BALE Inactive from IOx# Inactive	41		ns				18,19
LA[23:19], SA[19:0], SBHE#								
t33a	LA[23:19],SA[19:0], SBHE# Valid Setup to MEMx# Active	99		ns				18,19
t33b	LA[23:19],SA[19:0], SBHE# Valid Hold from MEMx# Inactive	51		ns				18,19
MEMR#, MEMW#, IOR#, IOW#								
t34a	IOW# and MEMW# Active Pulse Width	465		ns				18,19
t34b	MEMR# Active Pulse Width	495		ns				18
t34c	IOR# Active Pulse Width	760		ns				19
t34d	IOW# Inactive Pulse Width (continuous)	465		ns				18
t34e	IOR# Inactive Pulse Width (continuous)	160		ns				19
t34f	IOR# Active to MEMW# Active	230		ns				19
t34g	MEMR# Active to IOW# Active	-26		ns				18
t34h	MEMR# Active Hold from IOW# Inactive	40		ns				18
t34i	IOR# Active Hold from MEMW# Inactive	40		ns				19
t34j	MEMx# Active Hold from IOCHRDY Active	120		ns				18,19
SMEMR# and SMEMW#								
t35a	SMEMR# & SMEMW# Valid from MEMR# and MEMW# Valid		15	ns				18,19

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 7 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
Read Data								
t36a	Read Data Valid from IOR# Active		237	ns				19
t36b	Read Data Valid Hold from IOR# Inactive	0		ns				19
t36c	Read Data Float from IOR# Inactive		61	ns				19
Write Data								
t37a	Write Data Valid Setup to IOW# Inactive	225		ns				18
t37b	Write Data Valid Hold from IOW# Inactive	36		ns				18
Data Swap Logic Timing (ISA to ISA Transaction)								
t38a	SD[7:0] to SD[15:8] Propagation Delay		26	ns				20
t38b	SD[15:8] to SD[7:0] Propagation Delay		26	ns				20
t38c	PIIX3 Drives Data Bus from IOR# or MEMR# Active		26	ns			2	20
t38d	PIIX3 Three-States Bus from IOR# or MEMR# Inactive		55	ns			2	20
TC								
t39a	TC Active Setup to IOx# Inactive	511		ns			6	18,19
t39b	TC Active Hold from IOx# Inactive	71		ns			6	18,19
t39h	TC Pulse Width	700		ns				18,19
IOCHRDY								
t40b	IOCHRDY Valid from MEMx# Active		315	ns				18,19
t40c	IOCHRDY Inactive Pulse Width	125		ns				18,19
DMA Type "F" Timings								
DREQ								
t55a	DREQ Active Hold from IOR# Active		82	ns			5, 16	21
t55b	DREQ Active Hold from IOW# Active		82	ns			5, 16	21
DACK#								
t56a	DACK# Active to IOR# Active	77		ns			16	21
t56b	DACK# Active to IOW# Active	77		ns			16	21
t56c	DACK# Active Hold from IOR# Inactive	30		ns			16	21
t56d	DACK# Active Hold from IOW# Inactive	30		ns			16	21

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 8 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
AEN and BALE								
t57a	AEN Active to IOx# Active	111		ns				21
t57b	AEN and BALE Inactive from IOx# Inactive	41		ns				21
IOR# and IOW#								
t58a	IOR# Active Pulse Width	110		ns				21
t58b	IOW# Active Pulse Width	110		ns				21
t58c	IOR# Inactive Pulse Width (Continuous)	115		ns				21
t58d	IOW# Inactive Pulse Width (Continuous)	115		ns				21
Read Data								
t59a	Read Data Valid from IOR# Active		96	ns				21
t59b	Read Data Valid Hold from IOR# Inactive	2		ns				21
t59c	Read Data Float from IOR# Inactive		61	ns				21
Write Data								
t60a	Write Data Valid Setup to IOW# Inactive	70		ns				21
t60b	Write Data Valid Hold from IOW# Inactive	31		ns				21
TC								
t61a	TC Active Setup to IOR# Inactive	40		ns			6	21
t61b	TC Active Setup to IOW# Inactive	40		ns			6	21
t61c	TC Active Hold from IOx# Inactive	0		ns			6	21
ISA Refresh Timings								
REFRESH#								
t62a	REFRESH# Active Setup to MEMR# Active	120		ns				22,23
t62b	REFRESH# Active Hold from MEMR# Inactive	31	218	ns				22,23
t62c	REFRESH# Driven Active to SA[15:0] Valid	11		ns				22,23
t62d	REFRESH# Active Hold from SA[15:0] Invalid	11		ns				22,23

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 9 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
AEN								
t63a	AEN Driven Active to MEMR# Active	11		ns				22,23
t63b	AEN Hold from MEMR# Inactive	11		ns				22,23
SA[15:0]								
t64a	SA[15:0] Valid Setup to MEMR# Active	72		ns				22,23
t64b	SA[15:0] Valid Hold from MEMR# Inactive	35		ns				22,23
t64c	SA[15:0] Valid Float from MEMR# Inactive	46	120	ns			8	23
MEMR#, SMEMR#								
t65a	MEMR# Active Pulse Width	225		ns				22,23
t65b	MEMR# Three-state from MEMR# Inactive	36	120	ns				22,23
t65c	MEMR# Driven Inactive from IOCHRDY Active	120		ns				22,23
t65d	SMEMR# Propagation Delay from MEMR#		25	ns				22,23
IOCHRDY								
t66a	IOCHRDY Inactive from MEMR# Active		76	ns				22,23
t66b	IOCHRDY Valid from MEMR# Active		76	ns				22,23
t66c	IOCHRDY Active to Inactive	120		ns				22,23
PIIX3 Driving Bus From REFRESH#								
t67a	PIIX3 Drives Control and Address from REFRESH# Active	5		ns			8	23
PIIX3 and ISA Master Accesses to the X-Bus								
BIOSCS#, KBCCS#, RTCCS#, AND PCS#								
t68a	CS# Driven Active from SA[19:0], LA[23:17] Valid		35	ns				24
t68b	CS# Driven Inactive from SA[16:0], LA[23:17] Invalid		35	ns				24

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 10 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
XDIR# and XOE#								
t69a	XDIR# Active from IOR#, MEMR# Active - PCI-Initiated Access - ISA-Initiated Access		25 35	ns ns				24
t69b	XOE# Active from IOx#, MEMx# Active		29	ns				24
t69c	XDIR# Active Setup to XOE# Active	-2	8	ns				24
t69d	XOE# Inactive from IOx#, MEMx# Inactive	35	60	ns			9	24
t69e	XDIR# Inactive from IOR#, MEMR# Inactive	45	100	ns			9	24
t69f	XOE# Setup to XDIR# Inactive	7	45	ns			9	24
t69g	XOE# Inactive from SA[16:0] and LA[23:17]		25	ns			10	24
t69h	XDIR# Inactive from IOR#, MEMR# Inactive	13	60	ns			10	24
DMA Accesses To X-Bus								
XDIR#								
t70a	XDIR# Active from DACKx#, MDAKx# Active		25	ns			12, 14	25
t70b	XDIR# Inactive from DACKx#, MDAKx# Inactive	8	65	ns			12	25
Miscellaneous X-Bus Timings								
Mouse Timing Support								
t71a	IRQ12/M and IRQ1 Minimum Active Pulse Width (for Mouse Function and Keyboard)	180		ns				26

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 5. ISA Bus and X-Bus Timings (Sheet 11 of 11)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)								
Sym	Parameter	Min	Max	Units	Type	Size	Notes [†]	Fig
Coprocessor Error Support								
t73a	IGNNE# Active from IOW# Active from Port F0H Access		220	ns				26
t73b	IGNNE# Inactive from FERR# Inactive		230	ns				26
Real Time Clock Timing (RTCALE)								
t75a	RTCALE Pulse Width	200	300	ns				27
t75b	RTCALE Active from IOW# Active PCI-initiated Access ISA-Initiated Access		85 156	ns ns				27
Speaker Timing								
t76a	SPKR Valid Delay from OSC Rising		200	ns				28

[†] Refer to the corresponding entry in Table 6 (page 17) for all notes.

Table 6. Notes to Table 5, "ISA and X-Bus Timings"

1. No-wait-state (ZEROWS#) asserted.
2. This applies to the byte lane that the data has been swapped to.
3. Data is three-stated from the standard memory commands (SMEMR# or SMEMW#) when they are generated.
4. This specification includes both the time the PIIX3 drives IOCHRDY active and the time it takes the PIIX3 to float IOCHRDY.
5. This applies to the last cycle of a demand mode DMA transfer.
6. Output from PIIX3.
7. 36 ns have been added to the ISA specification to meet ZEROWS# setup requirements.
8. This applies to ISA Master-initiated refresh only.
9. PIIX3 as a master cycle only.
10. ISA Master cycles only.
11. This applies to the PIIX3 cycles in which IOCHRDY is not driven low.
12. This applies to all DACK# signals.
13. 56 ns have been added to the ISA spec to meet MEMCS16# setup requirements. ISA devices generally do not use the SA address as part of their MEMCS16# decode. However, some devices do use SA as part of MEMCS16# decode.
14. X-Bus read.
15. For back-to-back "sub cycles" generated as a result of byte assembly or disassembly, this spec is 34 ns.
16. Type F transfers are selected via the MBDMAX register.

Table 7. PCI Interface Timing

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
t77	AD[31:0] Valid Delay	2	11	ns	Min: 0 pF Max: 50 pF	30
t78	AD[31:0] Setup Time	7		ns		31
t79	AD[31:0] Hold Time	0		ns		31
t80	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, PAR, SERR#, IDSEL, DEVSEL# Valid Delay from PCLKIN Rising	2	11	ns	Min: 0 pF Max: 50 pF	30
t81	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, PAR, SERR#, IDSEL, DEVSEL# Output Enable Delay from PCLKIN Rising	2		ns		34
t82	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, SERR#, IDSEL, DEVSEL# Float Delay from PCLKIN Rising	2	28	ns		32
t83	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, SERR#, IDSEL, DEVSEL# Setup Time to PCLKIN Rising	7		ns		31
t84	C/BE[3:0]#, FRAME#, TRDY#, IRDY#, STOP#, SERR#, IDSEL, DEVSEL# Hold Time from PCLKIN Rising	0		ns		31
t85	PHLD# Valid Delay from PCICLK Rising	2	12	ns	0 pF	30
t86	PHLDA# Setup Time to PCICLK Rising	10		ns		31
t87	PHLDA# Hold Time from PCICLK Rising	0		ns		31
t91	PIRQ[D:A]# Setup Time to PCICLK Rising				1	31
t92	PIRQ[D:A]# Hold Time From PCICLK Rising				1	31
t96	RST# Low Pulse Width	1		ms		33

NOTE:

1. This signal is internally synchronized.

Table 8. PCI Bus IDE Timing

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
t102	DD[15:0] Valid Delay from PCICLK	2	20	ns		35,36
t103	DD[15:0] Setup to PCICLK	10		ns		35,36
t104	DD[15:0] Hold from PCICLK	2		ns		35,36
t105	DA[2:0] Valid Delay from PCICLK	2	20	ns		35
t108	SDIR# Valid Delay from PCICLK Rising	2	20	ns		35,36
t109	SOE# Valid Delay from PCICLK Rising	2	20	ns		35,36
t110	DIOx# Valid Delay from PCICLK Rising	2	20	ns		35,36
t111	CS1P#, CS3P#, CS1S#, CS3S# Valid Delay from PCICLK Rising	2	20	ns		35
t113	IORDY Setup to PCICLK Rising			ns	3	35
t114	IORDY Hold From PCICLK Rising			ns	3	35
t116	DDRQ[1:0] Setup Time to PCICLK Rising	10		ns		36
t117	DDRQ[1:0] Hold From PCICLK Rising	2		ns		36
t118	DDAK[1:0]# Valid Delay From PCICLK Rising	2	20	ns		36
t119	DIOx# Active Pulse Width			PCICLK	1,4	35,36
t120	DIOx# Inactive Pulse Width			PCICLK	2,4	35,36
t121	IORDY Sample Point From DIOx# Assertion			PCICLK	1,4	35

NOTES:

1. This parameter is programmable from 2-5 PCI clocks when the drive mode is Mode 2 or greater. Refer to the ISP field in the IDE Timing Register.
2. This parameter is programmable from 1-4 PCI clocks when the drive mode is Mode 2 or greater. Refer to the RCT field in the IDE Timing Register.
3. IORDY is internally synchronized. This timing is to guarantee recognition on the next clock.
4. The cycle time is the compatible timing when the drive mode is Mode 0/1. Refer to the TIME0/1 fields in the IDE timing register.

Table 9. Universal Serial Bus Timing (Sheet 1 of 2)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
Full Speed Source (Note 7)						
t122	USBPx+, USBPx- Driver Rise Time	4	20	ns	1, $C_L = 50\text{ pF}$	37
t123	USBPx+, USBPx- Driver Fall Time	4	20	ns	1, $C_L = 50\text{ pF}$	37
t124	Source Differential Driver Jitter To Next Transition	-2	2	ns	2, 3	38
	For Paired Transitions	-1	1	ns		
t125	Source EOP Width	160	175	ns	4	39
t126	Differential to SE0 Transition Skew	-2	5	ns	5	
t127	Receiver Data Jitter Tolerance To Next Transition	-20	20	ns	3	38
	For Paired Transitions	-10	10	ns		
t128	EOP Width Must reject as EOP	40		ns	4	39
	Must accept as EOP	85		ns		
t126	Differential to SE0 Transition Skew	-2	5	ns	5	
Low Speed Source (Note 8)						
t127	USBPx+, USBPx- Driver Rise Time	75		ns	1, 6	37
			300	ns	$C_L = 50\text{ pF}$ $C_L = 350\text{ pF}$	
t128	USBPx+, USBPx- Driver Fall Time	75		ns	1, 6	37
			300	ns	$C_L = 50\text{ pF}$ $C_L = 350\text{ pF}$	
t129	Source Differential Driver Jitter To Next Transition	-2	2	ns	2, 3	38
	For Paired Transitions	-1	1	ns		

NOTE:

1. Driver output resistance under steady state drive is specified at $28\ \Omega$ at minimum and $43\ \Omega$ at maximum.
2. Timing difference between the differential data signals.
3. Measured at crossover point of differential data signals.
4. Measured at 50% swing point of data signals.
5. Measured from last crossover point to 50% swing point of data line at leading edge of EOP.
6. Measured from 10% to 90% of the data signal.
7. Full Speed Data Rate has minimum of 11.97 Mbps and maximum of 12.03 Mbps.
8. Low Speed Data Rate has a minimum of 1.48 Mbps and a maximum of 1.52 Mbps.

Table 9. Universal Serial Bus Timing (Sheet 2 of 2)

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{CC3} = 3.3\text{ V} \pm 0.3\text{ V}$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
t130	Source EOP Width	160	175	ns	4	39
t131	Differential to SE0 Transition Skew	-2	5	ns	5	
t132	Receiver Data Jitter Tolerance				3	38
	To Next Transition	-20	20	ns		
	For Paired Transitions	-10	10	ns		
t133	EOP Width				4	39
	Must reject as EOP	40		ns		
	Must accept as EOP	85		ns		
t134	Differential to SE0 Transition Skew	-2	5	ns	5	

NOTE:

1. Driver output resistance under steady state drive is specified at 28 Ω at minimum and 43 Ω at maximum.
2. Timing difference between the differential data signals.
3. Measured at crossover point of differential data signals.
4. Measured at 50% swing point of data signals.
5. Measured from last crossover point to 50% swing point of data line at leading edge of EOP.
6. Measured from 10% to 90% of the data signal.
7. Full Speed Data Rate has minimum of 11.97 Mbps and maximum of 12.03 Mbps.
8. Low Speed Data Rate has a minimum of 1.48 Mbps and a maximum of 1.52 Mbps.

Table 10. IOAPIC Bus Timing

Functional Operating Range ($V_{CC} = 5\text{ V} \pm 5\%$, $T_{CASE} = 0^{\circ}\text{C to } +85^{\circ}\text{C}$)						
Sym	Parameter	Min	Max	Units	Notes	Fig
t136	APICCS# Setup to MEMx#	2		PCICLK	1	40
t137	SA[19:0] Setup to APICCS#	2		PCICLK	1	40
t138	APICACK# Valid Delay from PCICLK	2.0	9.0	ns		30
t139	APICREQ# Valid Setup to PCICLK	10.0		ns		31
t140	APICREQ# Valid Hold from PCICLK	0.0		ns		31

NOTE:

1. With these exceptions the APIC configuration cycles conform to the 8-bit ISA Memory Slave Timing where PIIX3 is the master.

Table 11. A.C. Test Signals

Capacitive Load	Signals
120 pf	REFRESH#, TC, SD[15:0], SA[19:0], SBHE#, LA[23:17], IOCS16#, MEMCS16#, MEMR#, MEMW#, SMEMR#, SMEMW#, IOR#, IOW#, AEN, BALE, IOCHRDY, ZEROWS#, RSTDRV, SYSCLK
50 pf	DAK#[7:5,3:0], SPKR, INTR, NMI, BIOSCS#, KBCCS#, RTCCS#, RTCALE, XDIR#, XOE#, IGNNE#, SOE#, SDIR#, DD[15,13:0], DD14/APICCS#, DIOR#, DIOW#, DDAK[1:0]#, CS1S#, CS3S#, CS1P#, CS3P#, DA[2:0]




Figure 1. Test Load

2.5 Clock, Reset, ISA Bus, X-Bus, and Host Timing Diagrams




Figure 2. Clock Timing




Figure 3. Reset Inactive After PWROK




Figure 4. Reset Active Pulse Width




Figure 5. SMI#, EXTSM#, and STPCLK# Timing




Figure 6. Input to PCICLK Setup/Hold Times




Figure 7. HCLKIN to Output Valid Delay




Figure 8. 8-Bit ISA Memory Slave Timing (PIIX3 as Master)




Figure 9. 16-Bit ISA Memory Slave Timing (PIIX3 as Master)




Figure 10. 8-Bit ISA I/O Slave Timing (PIIX3 as Master)




Figure 11. 16-Bit I/O Slave Timing (PIIX3 as Master)




Figure 12. ISA Master Accessing PCI Memory Timing




Figure 13. ISA Master Accessing PIIX3 Register Timing




Figure 14. NMI Timing




Figure 15. Interrupt Timing




Figure 16. ISA Master Miscellaneous Timing




Figure 17. ISA Master Data Swap Timing




Figure 18. DMA Compatible Timing (Memory Read)




Figure 19. DMA Compatible Timing (Memory Write)




Figure 20. DMA Compatible Timing (Data Swap)




Figure 21. DMA Type F Timing




Figure 22. PIIX3-Initiated Refresh Timing




Figure 23. ISA Master-Initiated Refresh Timing




Figure 24. PIIX3 and ISA Master Access to X-Bus Timing




Figure 25. DMA Access to X-Bus Timing




Figure 26. Coprocessor Error and Mouse Support Timing




Figure 27. Real Time Clock Timing (RTCALE Generation)




Figure 28. Speaker Timing

2.6 PCI Timing Diagrams




Figure 29. Propagation Delay




Figure 30. Valid Delay From Rising Clock Edge




Figure 31. Setup and Hold Times




Figure 32. Float Delay




Figure 33. Pulse Width




Figure 34. Output Enable Delay

2.7 IDE Timing Diagrams




Figure 35. IDE PIO Mode




Figure 36. IDE Multiword DMA Mode

2.8 USB Timing Diagrams




Figure 37. Data Signal Rise and Fall Time




Figure 38. Data Jitter




Figure 39. EOP Width Timing

2.9 IOAPIC Timing Diagrams




Figure 40. PIIX3 to IOAPIC Timing

3.0 Timing Relationship Diagrams

3.1 PCI to IDE AT Compatible Transaction Timing

This diagram illustrates the generic case of a PCI master reading from or writing to an IDE I/O port. Note that the latency to start up (setup of the address and chip selects with respect to the command strobe) and shut down (hold time of the address and chip selects with respect to the command strobe) of the IDE cycle are shown as one clock. In reality, different values are used for different types of transactions. The command strobe assertion width is shown as two PCI clocks. This is the minimum value for the fast timing modes. The 8- and 16-bit compatible timing modes are slower. The values for the startup, shutdown, and command strobe width are given in Table 12.




Figure 41. PCI Master Access to IDE Device

Table 12. Command Strobe Width for IDE Transaction Type

IDE Transaction Type	Startup Latency	Shutdown Latency	ISP	RCT
Non-data port (8 bit)—25 MHz	4	1	9	17
Data port (16 bit)—25 MHz	3	1	5	11
Non-data port (8 bit)—30/33 MHz	4	1	11	22
Data port (16 bit)—30/33 MHz	3	1	6	14
Enhanced timing data port (MAX)	2	1	5	4
Enhanced timing data port (MIN)	2	1	2	1

NOTE: Startup and Shutdown latency will be incurred for all IDE PIO transactions except enhanced timing data port transactions. Further, the IDE chip selects are negated for at least two clocks after the Shutdown latency of the last transaction and before the Startup latency of the next.

